



Answer the following questions:

Q1: Complete the following sentences:

- i. The high input resistance of a JFET is due to.....
- ii. MOSFETs differ from JFETs in that the gate of a MOSFET is insulated from the channel by, whereas the gate and channel in a JFET are separated by
- iii. Like JFETs, the can operate with $V_{GS} = 0$ V.
- iv. is the constant drain current when $V_{GS} = 0$.
- v. The maximum voltage gain is.....in the common drain amplifier.
- vi. The..... detectors can be used to produce a square wave from a sine wave.
- vii. The feedback element in an integrator is
- viii. The bandwidth of the ideal op amp is approximately equal to
- ix. The non-inverting configuration has a gain greater than or equally.....
- x. is the basis of a very-high-speed logic circuit family, called emitter-coupled logic (ECL).
- xi. When opposite polarity signal are applied to the inputs of a differential amplifier it known as
- xii. The input differential resistance of BJT differential amplifier with emitter resistance exists is equal to
- xiii. The differential amplifier responds to a differential input signal and completely a common mode signal.
- xiv. A higher CMRR results in a lower

Q2: (a) The parameters of the transistor p-channel JFET in the circuit shown in Fig.(1) are: $I_{DSS}=2.5\text{mA}$, $V_p=2.5\text{V}$, and $\lambda=0$. The transistor is biased with a constant current source. Calculate I_D , V_{GS} and V_{SD} .

(b) The input signal in Fig.(2) is applied to the comparator. For $R_1=22\text{k}\Omega$ and $R_2=3.3\text{k}\Omega$ draw the output showing its proper relationship to the input signal. Assume the maximum output levels of the comparator are $\pm 12\text{V}$.

Q3: Consider the amplifier circuit in Figure (3) with transistor parameters $V_{TN}=0.8\text{V}$, $\mu_n C_{ox} = 0.1 \text{ mA/V}^2$, $W/L=20$, and $\lambda=0.02\text{V}^{-1}$. If $I_Q=5\text{mA}$ using T-model determine the small-signal voltage gain, the input resistance R_{in} , and the output resistance R_o .

Q4: The two op amps in the circuit shown in Fig.(4) are ideal. Find v_o , i_x and i_o .

Q5: The differential amplifier shown in Fig.(5) uses transistors with $\beta = 100$.

- a) For $v_{B1} = v_d/2$ and $v_{B2} = -v_d/2$, where v_d is a small signal with zero average, find the magnitude of the differential gain, $|v_o/v_d|$, and R_{id} .
- b) For $v_{B1} = v_{B2} = v_{CM}$, find the magnitude of the common mode gain, $|v_o/v_{CM}|$.
- c) Calculate the CMRR




Fig.(1)




Fig.(2)





Fig.(3)




Fig.(4)




Fig.(4)

Fig.(5)

BEST WISHES
Hossam
Labib



Answer the following questions:

Q1: Complete the following sentences:

- i. The high input resistance of a JFET is due to the reverse-biased gate-source junction.
- ii. MOSFETs differ from JFETs in that the gate of a MOSFET is insulated from the channel by a SiO₂ layer, whereas the gate and channel in a JFET are separated by a pn junction.
- iii. Like JFETs, the depletion MOSFET can operate with $V_{GS} = 0$ V.
- iv. I_{DSS} is the constant drain current when $V_{GS} = 0$.
- v. The maximum voltage gain is one in the common drain amplifier.
- vi. The zero crossing detectors can be used to produce a square wave from a sine wave.
- vii. The feedback element in an integrator is a capacitor.
- viii. The bandwidth of the ideal op amp is approximately equal to ∞ .
- ix. The non-inverting configuration has a gain greater than or equally one.
- x. The BJT differential amplifier is the basis of a very-high-speed logic circuit family, called emitter-coupled logic (ECL).
- xi. When opposite polarity signal are applied to the inputs of a differential amplifier it known as a differential input signal.
- xii. The input differential resistance of BJT differential amplifier with emitter resistance exists is equal to $(1+\beta)(2r_e+2R_E)$.
- xiii. The differential amplifier responds to a differential input signal and completely rejects a common mode signal.
- xiv. A higher CMRR results in a lower common-mode gain A_{cm} .

Q2: (a)

The parameters of the Transistor in the circuit shown in Fig are: $I_{DSS} = 2.5 \text{ mA}$; $V_p = +2.5 \text{ V}$ and $\lambda = 0$. The Transistor is biased with a constant current source I_Q .

Find I_D , V_{GS} and V_{SD}

Solution

$$I_D = I_Q = 0.8 \text{ mA} \quad \text{for } I_G = 0$$

$$\therefore I_D = \frac{V_D - (-9)}{R_D} \Rightarrow V_D = I_D R_D - 9$$

$$V_D = 0.8 \text{ m} \times 4 \text{ K} - 9 = 3.2 - 9 = -5.8 \text{ V}$$

Let Transistor in saturation Region

$$\therefore I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p}\right)^2$$

$$0.8 = 2.5 \left(1 - \frac{V_{GS}}{2.5}\right)^2$$

$$\left(1 - \frac{V_{GS}}{2.5}\right) = \sqrt{\frac{0.8}{2.5}} = \pm 0.566$$

$$V_{GS} = 2.5 (1 \mp 0.566)$$

$$V_{GS} = 1.085 \text{ V} < V_p \text{ OR } V_{GS} = 3.915 \text{ V} > V_p \text{ (for p-channel JFET)}$$

$$\therefore V_{GS} = 1.085 \text{ V}$$

$$\therefore V_{GS} = V_G - V_S \quad ; \quad V_G = 1 \text{ V}$$



$$\therefore V_S = V_G - V_{GS} = 1 - 1.085 = -0.085 \text{ V}$$

$$\therefore V_{SD} = V_S - V_D = -0.085 + 5.8 = 5.715 \text{ V}$$

$$\therefore V_{DS} = -V_{SD} = -5.715 \text{ V}$$



$$V_{DS}|_{\text{sat}} = V_{GS} - V_p = 1.085 - 2.5 = -1.415 \text{ V}$$

$\therefore V_{DS} < V_{DS}|_{\text{sat}} \Rightarrow$ Transistor is biased in saturation Region, as assumed.



Q2: (b)

The input signal in Fig.(2) is applied to the comparator. For $R_1=22k\Omega$ and $R_2=3.3k\Omega$ draw the output showing its proper relationship to the input signal. Assume the maximum output levels of the comparator are $\pm 12V$.



Solution:

The comparator is non zero level detection

$$V_{ref} = \frac{15 * R_2}{R_1 + R_2} = \frac{15 * 3.3k}{22k + 3.3k} = 1.96V$$

for non-Inverting comparator


- for $V_i < V_{ref}$ (1.96V)

$$\therefore V_o = -V_{sat} = -12V$$

- for $V_i > V_{ref}$ (1.96V)


$$\therefore V_o = +V_{sat} = +12V$$

The OP signal is PWM



Q3:

Consider the amplifier circuit in Figure (3) with transistor parameters $V_{TN}=0.8V$, $\mu_n C_{ox} = 0.1 \text{ mA/V}^2$, $W/L=20$, and $\lambda=0.02V^{-1}$. If $I_Q=5\text{mA}$ using T-model determine the small-signal voltage gain, the input resistance R_{in} , and the output resistance R_o



Solution

DC Analysis

$$I_D = I_Q = 5 \text{ mA}$$

$$K_n = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} = \frac{1}{2} * 0.1 * 10^3 * 20 = 1 \text{ mA/V}^2$$

$$V_A = \frac{1}{\lambda} = \frac{1}{0.02} = 50 \text{ V}$$




$$r_o = \frac{V_A}{I_D} = \frac{50}{5 \text{ m}} = 10 \text{ k}\Omega$$

$$g_m = 2\sqrt{K_n I_D} = 2\sqrt{1 \text{ m} * 5 \text{ m}} = 4.47 \text{ mA/V}$$


$$\frac{1}{g_m} = 223.6 \Omega$$

AC Analysis

using T-model



$r_o \parallel R_L \Rightarrow$ The circuit become



$$R_{in} = R_G = 500 \text{ k}\Omega$$

Q3: Cont.

To find $A_v \approx \frac{v_o}{v_i}$
from voltage divider

$$v_o = \frac{v_i (R_L \parallel r_o)}{(R_L \parallel r_o) + \frac{1}{g_m}}$$

$$\therefore A_v = \frac{v_o}{v_i} = \frac{R_L \parallel r_o}{(R_L \parallel r_o) + \frac{1}{g_m}}$$

$$= \frac{(4k \parallel 10k)}{(4k \parallel 10k) + 223.6}$$

$$= \frac{2.857k}{2.857k + 223.6} = 0.927 \text{ V/V}$$

To find R_o


$$R_o|_{v_i=0} = r_o \parallel \frac{1}{g_m}$$

$$= 10k \parallel 223.6$$

$$= 218.71 \Omega \approx 219 \Omega$$

Q4:

The two op Amps in the circuit shown are ideal. Find V_0 , I_X and I_0



Solution

For op Amp ① $\Rightarrow V_1^+ = V_1^- = 0.5V$

$I_1 = I_2 = 0$

at node ①

$I_2 + I_7 = I_X$; $I_2 = 0$

$I_X = I_7 \Rightarrow I_X = \frac{0.5}{1k} = 0.5mA$

For op Amp ② $\Rightarrow V_2^+ = V_2^- = 0$; $I_4 = I_5 = 0$

at node ②

$I_6 = I_3 + I_4$; $I_4 = 0$

$I_6 = I_3 \Rightarrow \frac{V_0 - V_2^-}{10k} = \frac{V_2^- - V_3}{5k} \Rightarrow \frac{V_0}{10k} = \frac{-V_3}{5k} \times 5k$

$0.5 V_0 = -V_3 \Rightarrow V_0 = -2V_3$

$\therefore V_3 = I_X \times 4k + 0.5V = 0.5mA \times 4k + 0.5 = 2.5V$

$V_0 = -2 \times 2.5 = -5V \Rightarrow V_0 = -5V$

at node ③

$I_3 = I_0 + I_X \Rightarrow I_0 = I_3 - I_X$


$I_0 = \frac{-V_3}{5k} - 0.5mA = \frac{-2.5V}{5k} - 0.5mA = -0.5mA - 0.5mA$

$I_0 = -1mA$

Q5:

The differential amplifier shown in fig. (5) uses transistors with $\beta = 100$.

- For $v_{B1} = v_d/2$ and $v_{B2} = -v_d/2$, where v_d is a small signal with zero average, find the magnitude of the differential gain, (v_o/v_d) , and the input differential resistance R_{id} .
- For $v_{B1} = v_{B2} = v_{CM}$, find the magnitude of the common mode gain, (v_o/v_{CM}) .
- Calculate the CMRR.



Solution

from DC Analysis $\Rightarrow I_{E1} = I_{E2} = I_E = \frac{I}{2}$

$$I_E = \frac{1 \text{ mA}}{2} = 0.5 \text{ mA}$$

$$r_{e1} = r_{e2} = r_e = \frac{V_T}{I_E} = \frac{25 \text{ mV}}{0.5 \text{ mA}} = 50 \Omega$$

$$g_m = \frac{I_C}{V_T} \approx \frac{0.5 \text{ mA}}{25 \text{ mV}} = 0.02 \text{ A/V}$$

(a) For $v_{B1} = v_d/2$ and $v_{B2} = -v_d/2$ the o/p is taken single ended

$$|A_d|_{\text{single end}} = \frac{R_C}{2r_e + 2R_E}$$

$$= \frac{10 \text{ k}\Omega}{2 \times 50 + 2 \times 150} = 25 \text{ V/V}$$

$$R_{id} = (1 + \beta) 2(r_e + R_E)$$

$$= 101 \times 2 \times (50 + 150) = 40.4 \text{ k}\Omega$$

(b) For $v_{B1} = v_{B2} = v_{CM} \Rightarrow$ Common Mode gain

$$|A_{cm}|_{\text{single end}} = \frac{R_C}{r_e + R_E + 2R} \approx \frac{R_C}{2R} \quad \text{if } 2R \gg (r_e + R_E)$$

$$= \frac{10 \text{ k}\Omega}{50 + 150 + 2 \times 200 \text{ k}\Omega} = 0.025 \text{ V/V}$$

$$(c) \text{ CMRR} = \frac{|A_d|}{|A_{cm}|} = \frac{25}{0.025} = 1000$$

$$\text{CMRR}_{\text{dB}} = 20 \log 1000 = 60 \text{ dB}$$

